

2/PRTS

**SEMICONDUCTOR DEVICE WITH COMPENSATED THRESHOLD  
VOLTAGE AND FABRICATION PROCESS**

#4 1/2  
Sub Spec  
6/24/03  
arn

**BACKGROUND OF THE INVENTION**

**1. FIELD OF THE INVENTION**

The present invention relates in general to a semiconductor device, such as an MOS transistor, in which there is compensation for the drop in the threshold voltage ( $V_{th}$ ) due to the short-channel effects, and to a process for fabrication of such a semiconductor device.

**2. DESCRIPTION OF THE RELATED ART**

For a given nominal channel length ( $L$ ) of a transistor, the threshold voltage ( $V_{th}$ ) drops suddenly, in particular for short-channel transistors, ~~that is to say (i.e., those having a channel length of less than  $0.25 \mu m$  and typically a channel length,  $L$ , of about  $0.18 \mu m$ ), drops suddenly.~~

The threshold voltage of a semiconductor device such as an MOS transistor, in particular a short-channel device, is a critical parameter of the device. This is because the leakage current of the device, (for example, of the transistor), depends strongly on ~~this~~ the threshold voltage. Taking into consideration ~~the~~ current supply voltages and those envisaged in the future (from 0.9 to 1.8 volts) for such devices and the permitted leakage currents ( $I_{off}$  of approximately  $1 nA/\mu m$ ), the threshold voltage  $V_{th}$  must have values of approximately 0.2 to 0.25 volts.

The sudden voltage drop (or roll-off) in the zones of the channel region of the semiconductor device results in dispersion of the electrical characteristics of the device and makes it difficult to obtain the desired threshold voltages.

To remedy this threshold voltage roll-off in semiconductor devices such as MOS transistors, it has been proposed, as described in the article "*Self-Aligned Control of Threshold Voltages in Sub-0.2- $\mu$ m MOSFETs*" by Hajima Kurata and Toshihiro Sugii, IEEE Transactions on Electron Devices, Vol. 45, No. 10, October 1998, to form, in the channel region, pockets adjacent to the source and drain region junctions ~~and that having~~ a conductivity of the same type as the substrate; but in which, the dopant concentration ~~of which is~~ greater than that of the substrate.

Although this solution reduces the threshold voltage roll-off gradient in the channel region, the short-channel effects lead to a more rapid roll-off of the threshold voltage,  $V_{th}$ , than the increase in the threshold voltage that can be obtained by incorporating the compensation pockets of the prior art.

Consequently, although these compensation pockets ~~of the prior art~~ allow partial local compensation for the roll-off of the threshold voltage,  $V_{th}$ , it is ~~thus not~~ possible to obtain complete compensation for the roll-off over the entire channel region range desired.

~~The subject of the present invention is a~~ Therefore a semiconductor device, such as an MOS transistor, ~~which that~~ remedies the drawbacks of the devices of the prior art may be desired.

~~The subject of the present invention is a~~ More particularly, a semiconductor device, such as an MOS transistor, whose voltage threshold roll-off due to the short-channel effects is almost fully compensated for may be desired. ~~This makesing~~ it possible to achieve channel lengths which are arbitrarily small but non-zero.

~~The subject of the present invention is a~~ Also a semiconductor device, such as an MOS transistor, may haveing a constant threshold voltage,  $V_{th}$ , when the channel length,  $L$ , decreases down to very small effective channel lengths, for example, 0.025  $\mu$ m or less.

~~The subject of the present invention is also a~~ process for fabricating a semiconductor device as defined above. This process may apply to devices having channels of arbitrarily small length, these being, moreover, technologically realizable.

5

## DESCRIPTION OF THE INVENTION

~~The above objectives, according to the invention are achieved by fabricating a~~ semiconductor device is described that may have comprising a semiconductor substrate having with a predetermined concentration,  $N_s$ , of a dopant of a first conductivity type,

10 The device may have source and drain regions which are doped with a dopant of a second conductivity type, which is the opposite of the first conductivity type, and define, in the substrate, j junctions delimiting a channel region of predetermined nominal length,  $L_N$ , may be defined in the substrate, and, in the channel region, a first pocket adjacent to each of the junctions and having a predetermined length,  $L_p$ , may be defined. ~~said~~ The first pockets may being doped with a dopant of the first conductivity type but with a local concentration,  $N_p$ , which locally increasesing the net concentration in the substrate,

15 ~~this~~ The device may being characterized by the presence of include at least one second pocket located adjacent to each of the junctions and stacked against each of the first pockets, These second pockets may haveing a length,  $L_n$ , such that  $L_n > L_p$ , and The second pockets may being doped with a dopant of the second conductivity type with and have a concentration,  $N_n$ , such that  $N_n < N_p$ . This may locally decreaseing the net concentration of the substrate ~~but without~~ changing the conductivity type.

20

~~According to a preferred~~ In an embodiment ~~of the invention,~~ the second pockets

25 ~~comprise include~~ a plurality of elementary pockets stacked against one another, Each elementary pocket of a given rank,  $i$ , may haveing a predetermined length,  $L_{ni}$ , and a predetermined concentration,  $N_{ni}$ , of a dopant of the second conductivity type satisfying the following relationships:

$$L_{n1} > L_p,$$

$$L_{ni-1} < L_{ni} < L_{ni+1},$$

$$N_{ni-1} > N_{ni} > N_{ni+1}, \text{ and}$$

the sum,  $\sum Nn_i$ , of the concentrations of the dopant of the second conductivity type in the elementary pockets may being such that:

$$\sum Nn_i < N_s.$$

5 In other words, the second pockets decrease the net concentration of dopant of the first conductivity type both in the first pockets and in the channel region. However, they ~~but~~ do not change the conductivity type of the first pockets nor of the channel region.

10 ~~The present invention also relates to a~~ process for fabricating a semiconductor device as defined above is described. ~~which comprises~~ The process may include the formation of a source region and of a drain region, in a semiconductor substrate having a predetermined concentration,  $N_s$ , of a dopant of a first conductivity type. ~~of a~~ The source region and of the drain region ~~which are~~ may be doped with a dopant of a second conductivity type, which is the opposite of the first conductivity type. ~~The source and drain regions forming~~ may form one or more junctions, in the substrate, such that the junctions delimiting between them a channel region. ~~having~~ The channel region may have a predetermined nominal length,  $L_{N_s}$ , and the formation, in the channel region in a zone adjacent to each of the junctions, ~~of a~~ one or more first pockets may be formed having a predetermined length,  $L_p$ , and a predetermined concentration,  $N_p$ . This may 20 locally increaseing the net concentration in the substrate above  $N_s$ . ~~The process being characterized in that it may furthermore comprises~~ include the implantation, in the channel region, of a dopant of the second conductivity type, which is ~~the~~ opposite of the first conductivity type. This may be done under a set of conditions such that at least one second pocket is formed in the channel region. ~~this~~ Each second pocket may being 25 stacked against each of the first pockets, respectively. The second pocket may and haveing a length,  $L_n$ , such that  $L_n > L_p$ , and a concentration,  $N_n$ , of a dopant of the first type such that  $N_n < N_p$ . This mayand locally decreaseing the net concentration in the substrate, ~~but~~ without changing the conductivity type.

30 In a preferred embodiment ~~of the process of the invention,~~ the implantation of the dopant of the second conductivity type consists of a series of successive implantations

under a set of conditions such that the second pockets formed each consist of a plurality of elementary pockets stacked against one another; Each elementary pocket of a given rank,  $i$ , may have a length,  $Ln_i$ , and a concentration,  $Nn_i$ , of a dopant of the second conductivity type satisfying the relationships:

- 5  $Ln_1 > Lp_1$   
 $Ln_{i-1} < Ln_i < Ln_{i+1}$   
 $Nn_{i-1} > Nn_i > Nn_{i+1}$ , and  
the sum,  $\sum Nn_i$ , of the concentrations of the dopant of the second conductivity type in the elementary pockets being such that:
- 10  $\sum Nn_i < Ns$ .

The lengths  $Lp$  and  $Ln$  of the pockets are taken from the junctions.

- 15 Implantation of a dopant in a semiconductor substrate is a known process and it is possible, in the present process, to use any implantation process conventionally used in the technology of semiconductors.

- 20 As is known, the formation of doped pockets in a semiconductor substrate depends on the angle of incidence of the implantation with respect to the normal to the substrate, on the implantation dose, and on the implantation energy of the dopant. Thus, by varying the angle of incidence and the dopant dose, it is possible to increase the length of the implanted pocket and to vary the dopant concentration.

- 25 As a variant, in order to vary the length of the second implanted pockets and their dopant concentration, successive implantations steps may be carried out with the same angle of incidence with respect to the normal, the same dose, and the same implantation energy. ~~but by~~ However, ~~subjecting the device after each successive implantation to an a~~  
different annealing heat treatment step after each successive implantation step so as  
~~to~~ may make the dopant implanted in the substrate diffuse differently for each implanted  
30 pocket.

## BRIEF DESCRIPTION OF THE DRAWINGS

The remainder of the description refers to the appended figures, which show respectively:

- 5       —~~f~~Figure 1, a first embodiment of a semiconductor device, such as an MOS transistor, ~~according to the invention;~~
- ~~f~~Figure 2, a second embodiment of a semiconductor device ~~according to the invention;~~ and
- 10       —~~f~~Figure 3, a graph of the threshold voltage ( $V_{th}$ ) for various semiconductor devices ~~according to the invention~~ as a function of the effective channel length.

## DETAILED DESCRIPTION OF THE DRAWINGS

15       Figure 1 shows a first embodiment of a semiconductor device ~~according to the invention~~, such as an MOS transistor; The semiconductor device may include comprising, as is conventional, a semiconductor substrate 1, which may be, for example, a silicon substrate doped with a dopant of a first conductivity type, (for example, p-type conductivity); in which are formed sSource 2 and drain 3 regions may be formed in the substrate 1 and doped with a dopant of a second conductivity type, which is the opposite of the first conductivity type, (for example, an n-type dopant); which ~~The source and drain regions may,~~ in the substrate, define junctions 4, 5 delimiting between them a channel region 6.

25       ~~As is known, t~~The channel region 6 is ~~may be~~ covered with a gate oxide layer 11, (for example, a thin silicon oxide layer), which is itself surmounted by a gate 12; (for example, a gate made of silicon). ~~As is also well known, t~~The gate 12 may be flanked on two opposed sides by spacers 13, 14 made of a suitable dielectric.

30       ~~As is known, t~~To reduce the rate of roll-off of the threshold voltage,  $V_{th}$ , in the channel region 6, two first pockets 7, 8 are formed in the channel region; e~~Each pocket being~~ may be adjacent to one of the junctions 4, 5, respectively. These pockets are doped

by means of a dopant of the first conductivity type, p, but with a concentration,  $N_p$ , of dopant of the first type which locally increases the concentration in the substrate to above  $N_s$  and has a length,  $L_p$ , as short as possible.

5        ~~According to the invention, two~~ Two second pockets 9, 10 are formed in the channel region 6, ~~which~~ The second pockets are each stacked against one of the first pockets, but with a length,  $L_n$ , greater than the length,  $L_p$ , of the first pockets, ~~and~~ The second pockets are doped with a dopant of the second conductivity type, ~~for example, the dopant may be an n-type dopant,~~ with a concentration,  $N_n$ , such that  $N_n$  is less than the  
10        concentration  $N_p$  of dopant of the first conductivity type in the substrate.

15        Thus, in the zones of the second pockets, the net concentration of dopant of the first conductivity type, (for example, the p-type dopant,) is decreased but the nature of the conductivity in the channel region is not changed, ~~the channel may still remaining a~~ region of p-type conductivity.

20        Figure 2, in which the same reference numbers denote the same elements as previously, shows another embodiment of a semiconductor device, ~~according to the invention~~ Figure 2 which differs from the previous device shown in figure 1 shows only by the fact that the second pockets 9, 10 consist in fact of may include pluralities of elementary pockets stacked against one another. For example, pluralities of elementary pockets may include three elementary pockets as shown in the embodiment shown in figure Figure 2.

25        Each elementary pocket of a given rank,  $i$ , has a length,  $L_{n_i}$ , and a ~~concentration~~ concentration,  $N_{n_i}$ , of dopant of the second conductivity type which satisfy the following relationships:

$$L_p < L_{n_i}$$

$$L_{n_{i-1}} < L_{n_i} < L_{n_{i+1}}$$

30         $N_{n_{i-1}} < N_{n_i} < N_{n_{i+1}}$ , and

the sum  $\sum Nn_i$  of the concentrations of dopant of the second conductivity type in the elementary pockets being such that:

$$\sum Nn_i < N_s.$$

5 In other words, the elementary pockets stacked against the first pockets 7 and 8 are also stacked against one another, ~~but~~ However, they have increasing lengths and, concurrently, concentrations of dopant of the first conductivity type which decrease as their lengths increase.

10 Moreover, the sum of the concentrations,  $\sum Nn_i$ , of the stacked elementary pockets is such that it remains less than the concentration,  $N_s$ , of dopant of the first conductivity type in the substrate so that the conductivity type of the channel region 6 is not modified.

15 Thus, in the case shown in figure 2, in which the second pockets consist of three elementary pockets, ~~the~~ The lengths and dopant concentrations of the elementary pockets satisfy the relationships:

$$L_p < L_{n1},$$

$$L_{n1} < L_{n2} < L_{n3},$$

$$Nn_1 > Nn_2 > Nn_3, \text{ and}$$

$$Nn_1 + Nn_2 + Nn_3 < N_s.$$

20 Figure 3 shows simulated graphs of the threshold voltage,  $V_{th}$ , for transistors having a gate oxide layer 4 nm in thickness and for a drain/source voltage of 1.5 volts as a function of the effective channel length. The lengths,  $L_p$ , and the concentrations,  $Np$ , of the first pockets doped with a dopant of the same type as the substrate correspond to the minimum channel length to be obtained and the highest doping.

25 Curve A corresponds to the stacking of a single second pocket ~~according to the invention~~ and shows that a flat  $V_{th}$  is obtained for a channel length down to  $0.15 \mu m$ .



Curve B corresponds to the stacking of two second pockets ~~according to the invention~~ and shows that a flat  $V_{th}$  is obtained for a channel length down to  $0.07\ \mu m$ .

5 Finally, curve C corresponds to the stacking of seven second pockets ~~according to the invention~~ and shows that a flat  $V_{th}$  can be obtained for a channel length down to  $0.025\ \mu m$ .

10 Thus, the above curves show that the necessary doping levels remain reasonable and make it possible to obtain flat curves of  $V_{th}$  as a function of the effective channel length down to effective lengths of  $25\ nm$ ; ~~this may being~~ so even with gate oxide thicknesses of  $4\ nm$ .

20250501 16:28:00

## ABSTRACT

5     ~~The invention concerns a semiconductor device comprising in the channel region~~  
~~(6) first voids (7,8) adjacent to the junctions (4, 5) which have a predetermined length  $L_p$~~   
~~and a dopant concentration  $N_p$  of a first conductivity type of the substrate (1) dopant~~  
~~locally increasing the net substrate concentration and second voids (9, 10) superposed on~~  
~~the first voids having a length  $L_n$  and a dopant concentration  $N_n$  of a second conductivity~~  
~~type opposed to the first conductivity type satisfying the relationships  $L_n > L_p$  and  $N_n <$~~   
 ~~$N_p$  and locally decreasing the net substrate concentration but without modifying the type~~  
10 ~~of conductivity. The invention is applicable to a MOS transistor.~~

2060550 62764  
15     A semiconductor device may include a channel region formed between a source  
and a drain region. One or more first pockets may be formed in the channel region  
adjacent to junctions. The first pockets may be doped with a dopant of the first  
conductivity type. At least one second pocket may be formed adjacent to each of the  
junctions and stacked against each of the first pockets. The second pocket may be doped  
with a dopant of a second conductivity type such that the dopant concentration in the  
second pocket is less than the dopant concentration in the first pockets. The second  
pocket may reduce a local substrate concentration without changing the conductivity type  
20 of the channel region.